



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/673,501	09/30/2003	Andrej S. Mitrovic	230421US6YA	2312
22850 7590 02/27/2008 OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314				
EXAMINER				
SAXENA, AKASH				
ART UNIT		PAPER NUMBER		
2128				
NOTIFICATION DATE		DELIVERY MODE		
02/27/2008		ELECTRONIC		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

patentdocket@oblon.com
oblonpat@oblon.com
jgardner@oblon.com

Office Action Summary

Application No.

10/673,501

Applicant(s)

MITROVIC, ANDREJ S.

Examiner

AKASH SAXENA

Art Unit

2128

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 29 November 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-51 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-51 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☒ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/CDC)
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date: _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____
- Paper No(s)/Mail Date 11/5/07

DETAILED ACTION

1. Claim(s) 1-51 has/have been presented for examination based on amendment filed on 19th July 2007.
2. The non-patent literature documents representing English translation of Chinese patent office rejections presented before office on 11/5/07 and 12/19/07 are placed in file but not considered as they were not presented on PTO1449.
3. Claim(s) 1, 23, 45 and 48 is/are amended.
4. Claim(s) 1-51 remain rejected under 35 USC § 103 as being anticipated by Sonderman et al (US Pat. No. 6802045) in view of Jain.
5. The arguments submitted by the applicant have been fully considered. Claims 1-51 remain rejected and this action is made FINAL. The examiner's response is as follows.

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

6. Claim 1 provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claim 1 of copending Application No. 10/673,583.

Application No. 10/673,501	Application No. 10/673,583
A method of facilitating a process performed by a semiconductor processing tool, comprising:	A method of facilitating a process performed by a semiconductor processing tool, comprising:
inputting process data relating to an actual process being performed by the semiconductor processing tool;	inputting data relating to a process performed by the semiconductor processing tool;
inputting a first principles physical model including a set of computer-encoded differential equations, the first principles physical model describing at least one of a basic physical or chemical attribute of the semiconductor processing tool;	inputting a first principles physical model including a set of computer-encoded differential equations, the first principles physical model describing at least one of a basic physical or chemical attribute of the semiconductor processing tool;
performing first principles simulation for the actual process being performed using the physical model to provide a first principles simulation result in accordance with the process data relating to the actual process being performed in order to simulate the actual process being performed, said first principles simulation result being produced in a time frame shorter in time than the actual process being performed; and	performing first principles simulation for the actual process being performed during performance of the actual process using the physical model to provide a virtual sensor measurement in accordance with the process data relating to the actual process being performed in order to simulate the actual process being performed; and
using the simulation result as part of a data set that characterizes the actual process being performed by the semiconductor processing tool.	using the virtual sensor measurement to facilitate the process performed by the semiconductor processing tool.

Although the conflicting claims are not identical, they are not patentably distinct from each other because both the virtual sensor measurements are the same simulation result (Specification: Page 13[0051] Last sentence). Further, the process of facilitating could be a characterization the semiconductor fabrication process (Specification: Page 6[0032] Lines 1-5). This is a provisional obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

7. Claim 1 provisionally rejected under the judicially created doctrine of

obviousness-type double patenting as being unpatentable over claim 1 of

compending Application No. 10/673,138.

Application No. 10/673,501	Application No. 10/673,138
A method of facilitating a process performed by a semiconductor processing tool, comprising:	A method of facilitating a process performed by a semiconductor-processing tool, comprising:
inputting process data relating to an actual process being performed by the semiconductor processing tool;	inputting data relating to a process performed by the semiconductor processing tool;
inputting a first principles physical model including a set of computer-encoded differential equations, the first principles physical model describing at least one of a basic physical or chemical attribute of the semiconductor processing tool;	inputting a first principles physical model including a set of computer-encoded differential equations, the first principles physical model describing at least one of a basic physical or chemical attribute of the semiconductor processing tool;
performing first principles simulation for the actual process being performed using the physical model to provide a first principles simulation result in accordance with the process data relating to the actual process being performed in order to simulate the actual process being performed, said first principles simulation result being produced in a time frame shorter in time than the actual process being performed; and	performing first principles simulation for the actual process being performed during performance of the actual process using the physical model to provide a first principles simulation result in accordance with the process data relating to the actual process being performed in order to simulate the actual process being performed, said first principles simulation result being produced in a time frame shorter in time than the actual process being performed; and
using the simulation result as part of a data set that characterizes the actual process being performed by the semiconductor processing tool.	using the first principles simulation result obtained during the performance of the actual process to facilitate the actual process being performed by the semiconductor processing tool.

Although the conflicting claims are not identical, they are not patentably distinct

from each other because both claims perform the same steps and use the simulation result to facilitate the semiconductor-processing tool. Characterization is also same as facilitating (Specification: Page 6[0032]). This is a provisional obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

6. Claim 1 provisionally rejected under the judicially created doctrine of

obviousness-type double patenting as being unpatentable over claim 1 of

compending Application No. 10/673,507.

Application No. 10/673,501	Application No. 10/673,507
A method of facilitating a process performed by a semiconductor processing tool, comprising:	A method of facilitating a process performed by a semiconductor processing tool, comprising:
inputting process data relating to an actual process being performed by the semiconductor processing tool;	inputting process data relating to an actual process being performed by the semiconductor processing tool;
inputting a first principles physical model including a set of computer-encoded differential equations, the first principles physical model describing at least one of a basic physical or chemical attribute of the semiconductor processing tool;	inputting a first principles physical model including a set of computer-encoded differential equations, the first principles physical model describing at least one of a basic physical or chemical attribute of the semiconductor processing too
performing first principles simulation for the actual process being performed using the physical model to provide a first principles simulation result in accordance with the process data relating to the actual process being performed in order to simulate the actual process being performed, said first principles simulation result being produced in a time frame shorter in time than the actual process being performed; and	performing first principles simulation for the actual process being performed during performance of the actual process using the physical model to provide a first principles simulation result in accordance with the process data relating to the actual process being performed in order to simulate the actual process being performed, said first principles simulation result being produced in a time frame shorter in time than the actual process being performed; and
using the simulation result as part of a data set that characterizes the actual process being performed by the semiconductor processing tool.	using the first principles simulation result obtained during the performance of the actual process to control the actual process performed by the semiconductor processing tool.

Although the conflicting claims are not identical, they are not patentably distinct

from each other because both the virtual sensor measurements are the same

simulation result (Specification: Page 13[0051] Last sentence). Further, the process

of facilitating could be a characterization the semiconductor fabrication process

(Specification: Page 6[0032] Lines 1-5). This is a provisional obviousness-type

double patenting rejection because the conflicting claims have not in fact been

patented.

Further, all the two non-statutory obviousness-type double patenting rejections for the application have substantially same or identical specification. Also, independent claims belonging different statutory category, having substantially similar limitations, in the three co-pending applications may also have similar double patenting rejections.

Claim Rejections - 35 USC § 112^{1st}

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

7. Claim 1-51 are rejected under 35 U.S.C. 112, first paragraph, as based on a disclosure which is not enabling. Exact details of what basic physical and chemical attribute of the semiconductor processing tool are used to construct a first principle simulation model which is critical or essential to the practice of the invention, but not included in the claim(s) is not enabled by the disclosure. See *In re Mayhew*, 527 F.2d 1229, 188 USPQ 356 (CCPA 1976).

Applicant has quoted specification paragraphs [0035] and [0036]. These paragraph are not enabling, although they rely on the commercially available packages to model the various first principle simulation models, the details of the model are absent from the specification. The details of these model which lead to unexpected results are very relevant to the designing the first principle physical model. Examiner respectfully maintains the rejection.

Response to Applicant's Remarks for Double Patenting

8. Applicant's arguments relating to filing a terminal disclaimer for applications 10/673,138, 10/673,507 and 10/673,583 are considered and double patenting rejection is maintained until a terminal disclaimer is filed.

Response to Applicant's Remarks for 35 U.S.C. § 112¶1st

9. Applicant has amended the new limitations adding "said first principles simulation result being produced in a time frame shorter in time than the actual process being performed," however this does not cure the deficiency pointed out in the enablement rejection made in the previous office action.

Applicant has quoted specification *pg.7-8 numbered paragraphs [0035] and [0036]*. These paragraph are not enabling, because although they rely on the commercially available packages to model the various first principle simulation models, the details of the model are absent from the specification. The details of these model which lead to unexpected results are very relevant to the designing the first principle physical model. Examiner respectfully maintains the rejection.

As per arguments made for claims 6, 8 and 9, these claims do not disclose how the first principle model is conceived and implemented making it faster. Arguendo, even if they cure the deficiency of claim 1 they are dependent from claim 1 and claim 1 itself would still be rejected as non-enabling.

As per arguments made for claims -16-20 and 49, using distributed simulation to address the enablement for the first principle simulation is not found to be persuasive.

Response to Applicant's Remarks for 35 U.S.C. § 103

(Argument 1) Applicant has argued in Remarks Pg. 17-18:

Yet, Applicant respectfully points out that, at col. 9, lines 46-51, Sonderman et al specifically states:

The system 100 then optimizes the simulation (described above) to find more optimal process target (Ti) for each silicon wafer, Si to be processed. These target values are then used to generate new control inputs, XT1, on the line 805 to control a subsequent process of a silicon wafer Si. [Emphasis added]

The plain reading of this section of Sonderman et al is that the system 100 then (e.g., at time T1) optimizes the simulation for each silicon wafer, Si to be processed (e.g., later at time T2). In other words, the simulation results of Sonderman et al produce a new control input for each silicon wafer to be processed. Thus, Applicant respectfully submits that Sonderman et al teach performing first principles simulation for the actual process to be performed before performance of the actual process, and not the claimed performing first principles simulation for the actual process being performed during performance of the actual process.

(Response 1) Sonderman Col.4 Line 65-Col.5 Line 10 states:

Furthermore, the simulation environment 210 can be used for feedback modification of control parameters invoked by the process control environment 180. For example, the manufacturing environment 170 can send metrology data results into the simulation environment 210. The simulation environment 210 can then use the metrology data results and perform various tests and calculations to provide more accurate, modified control parameters to the process control environment 180. A feedback loop is then completed when the process control environment 180 sends the modified or adjusted process control parameters to the manufacturing environment 170 for further processing of semiconductor wafers.

Sonderman clearly teaches inputting process data relating to an actual process being performed by the semiconductor processing tool, into the simulator and applying the simulation result to the semiconductor-processing tool. Sonderman col. 9, lines 46-51 above teaches using the simulation result subsequent process of the same wafer. Sonderman teaches performing interaction concurrently between the simulation environment (first principle simulation) and the semiconductor-processing tool (Sonderman: Fig.2; Col.4 Lines 48-63). Sonderman does not teach that simulation happens consecutively as alleged by applicant. The Examiner requests that applicant specifically point out the relied upon section in Sonderman which supports this conclusion.

Arguendo, even if applicant statement that Sonderman does not teach performing first principles simulation for the actual process being performed during performance of the actual process is true, applicant alleges that the simulation completes faster than the actual process, with the intent that the results of the simulation can be used in assisting the actual process. It is clear that the simulation will start at T1 and finish at T2 at which point the results can be applied to the actual processing subsequent to the time T2. Hence the teaching present in Sonderman col. 9, lines 46-51 reads on this interpretation as well.

(Argument 2) Applicant has argued in Remarks Pg. 18:

In the last filed response, Figure 4 of Sonderman et al was pointed out for clearly showing that the simulation results are produced ahead of performing a process and thus have to be based on historical data, and not based on the actual process being performed during performance of the actual process.

(Response 2) As to reference made to Fig.4, Sonderman Col.6 Lines 35-47 states:

Once the system 100 performs the process simulation function, the system 100 performs an interfacing function, which facilitates interfacing of the simulation data with the process control environment 180 (block 430). The process control environment 180 can utilize the simulation data in order to modify or define manufacturing control parameters that control the actual processing steps performed by the system 100. Once the system 100 interfaces the simulation data with the process control environment 180, the system 100 then performs a manufacturing process based upon the manufacturing parameters defined by the process control environment 180 (block 440).

There is no evidence that the actual process was not ongoing when the simulation was being performed. The fact that the simulation results are used to modify manufacturing control parameters indicates otherwise. The interfacing step may be sequential at best. Please see the timeline below of examiner's interpretation.

Time T1: Actual ongoing process with predefined manufacturing control parameters. (See Col.4 Line 65-Col.5 Line 9).

Simulation starts with predefined control parameters.

Time T2:

Simulation finishes.

Time T3:

Simulation results interfaced with the actual process.

Time T4:

The process control environment 180 can utilize the simulation data in order to **modify manufacturing control parameters.**

The simulation in Sonderman et al runs concurrently to the actual process.

Also See Sonderman: Col.4 Line 65-Col.5 Line 9.

(Argument 3) Applicant has argued in Remarks Pg.26:

Yet, Applicant respectfully points out that this description in Sonderman et al is a description of feedback modification of control parameters. Feedback modification is by definition the control of future wafers based on what has already occurred to a previous wafer. Hence, this section supports rather than refutes Applicant's position on this matter.

Accordingly, Applicant respectfully submits that Sonderman et al do not disclose and indeed teach away from the present invention where data input from an actual process being performed is used for producing a first principles simulation result, which is produced for the actual process being performed during performance of the actual process.

(Response 3) The argued teaching in Sonderman Col.4 Line 65-Col.5 Line 9 states:

Furthermore, the simulation environment 210 can be used for feedback modification of control parameters invoked by the process control environment 180. For example, the manufacturing environment 170 can send metrology data results into the simulation environment 210. The simulation environment 210 can then use the metrology data results and perform various tests and calculations to provide more accurate, modified control parameters to the process control environment 180. A feedback loop is then completed when the process control environment 180 sends the modified or adjusted process control parameters to the manufacturing environment 170 for further processing of semiconductor wafers [1].

This passage is used to show that with an ongoing actual process the simulation is provided the input as well as the current state of the ongoing process to perform further simulation and correct the actual process. Nowhere in the teaching does it state the corrected simulation results are not used for the current ongoing process [1]. As shown above the Sonderman does not teach away, rather it clearly demonstrates that simulation is used concurrently to modify and assist the ongoing actual manufacturing process. Examiner finds applicant's argument unpersuasive.

(Argument 4) Applicant has argued in Remarks Pg.26:

Lastly, with regard to Sonderman et al, Sonderman et al do not disclose that a simulation result is produced in a time frame shorter in time than the actual process being performed, as presently defined in the independent claims.

(Response 4) First, this newly amended limitation is known in the art and is presented in the background section of the specification Pg. 2 [0004] as:

[0004] These industry and manufacturing challenges have led to interest in more use of computer based modeling and simulation in the semiconductor manufacturing industry. Computer-based modeling and simulation are increasingly being used for prediction of tool performance during the semiconductor manufacturing tool design process. The use of modeling allows the reduction of both cost and time involved in the tool development cycle. Modeling in many disciplines, such as stress, thermal, magnetics, etc., has reached a level of maturity where it can be trusted to provide accurate answers to design questions. Moreover, computer power has been increasing rapidly along with the development of new solution algorithms, both of which resulted in reduction of time required to obtain a simulation result. Indeed, the present inventors have recognized that a large number of simulations typically done in the tool design stage can presently be run in times comparable to wafer or wafer cassette processing times. These trends have led to the suggestion that simulation capability typically used only for tool design can be implemented directly on the tool itself to aid in various processes performed by the tool. For example, the 2001 International Technology Roadmap for Semiconductors identifies issues impeding the development of on-tool integrated simulation capability as an enabling technology for manufacturing very small features in future semiconductor devices.

Furthermore, and in response to Applicant's arguments, rebuttal evidence can be found as far back as in IEEE 1990 paper by Su-shing Chen, "AEMPES: An expert system for in-situ diagnostics and process monitoring" addressing the on-tool simulation (as disclosed in specification [0004]) as well as resource utilization problem (as disclosed in specification [0005]).

Furthermore, in simulation the time frame is set by user and depends upon time resolution. One would want it to be faster than the process or otherwise it will lag the "actual process" and therefore defeat the purpose of concurrent simulation, the results of which are used to drive the process, as shown in Sonderman Fig.2 & Col.4 Line 65-Col.5 Line 9.

Examiner finds the applicant's argument unpersuasive.

(Argument 5) Applicant has argued that Jain does not overcome the deficiencies of Sonderman.

(Response 5) Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references. Applicant has merely cited portion of Jain without clearly explaining why Jain does not overcome the deficiencies of Sonderman.

(Argument 6) Further arguments are presented with current case law KSR International Vs. Teleflex Inc relating to the Kee reference.

(Response 6) First, Kee et al is not used as prior art for rejecting the current invention. Secondly, examiner fails to see the connection between Jain and Kee et al as neither of them reference to each other in any way. Thirdly, Applicant also has not further established why the so-called "conventional approach" would link them. In light of the above applicant's arguments are found to be unpersuasive. Kee is irrelevant to merits of rejection. Applicants allege it is rebuttal evidence, but actually treat Kee as applied art, then argue against the hypothetical combination using KSR. Even if Kee typifies state of art, it speaks to state of art in 1994, not 2001, the filing date of Sonderman. Kee is not "rebuttal" evidence and in fact is evidence of nothing. Kee is not considered.

(Argument 7) Applicant has argued:

In the present situation, the claimed method of performing a first principles simulation for the actual process being performed during performance of the actual process produces more than an expected result in that Sonderman et al (in having to develop a new control inputs for each

subsequent wafer) can not compensate for real time excursions from the existing model occurring while the wafer is being processed. In other words, the lengthy time for generation of a first principles model simulation in the prior art prevents one from realizing a real time process control based on a first principles simulation during the actual process. Indeed, as pointed out above, the examiner considered it an impossibility to simultaneously perform a first principles simulation result and to control the actual process being run with the first principles simulation result. Hence, the claimed processes and systems produce an unexpected result.

(Response 7) Examiner thanks applicant for the remarks above, however the new control inputs are not developed for the processing of each subsequent wafer, but instead are for subsequent processing [performed on] a silicon wafer S.sub.i (Sonderman: Col.9 Lines 44-46 – this point is also addressed above in response to argument 1).

Further most importantly what makes the current first principle simulation model realize the real time process control possible is not claimed. Further distinguishing it from Sonderman may also help in defining a more patentable subject matter.

---- This page left blank after this line. ----

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148

USPQ 459 (1966), that are applied for establishing a background for determining

obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

---- This page left blank after this line. ----

10. Claims 1-51 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,802,045 issued to Sonderman et al (Sonderman hereafter), in view of IEEE article "Mathematic-physical engine: parallel processing for modeling and simulation of physical phenomena" by Jain et al (Jain hereafter).

Formatted: Highlight

Formatted: Highlight

Regarding Claim 1 (Updated 2/12/08)

Sonderman teaches a method to facilitate a process performed by a semiconductor-processing tool (Sonderman: Summary, at least in Col.2 Lines 10-17; Col.3 Lines 45-49) by inputting *process data relating to the process being performed by the semiconductor-processing tool* (Sonderman: at least in Col.3 Lines 50-67; Col.7 Lines 8-20). Further, Sonderman teaches inputting the first principle physical model relating to the semiconductor-processing tool *describing at least one of a basic physical or chemical attributes* (Sonderman: at least in Col.5 Lines 11-17; 49-67) as device physics model, a process model and an equipment model. Further, Sonderman teaches performing first principle simulation for the actual process being performed during performance of actual process (Sonderman: Col.7 Lines 4-7; Col.3 Lines 56-63, Fig.1-3) using the *physical model (various models disclosed – equipment, process etc) to provide first principle simulation result in accordance with the process data relating to the actual process being performed in order to simulate the actual process being performed* (Sonderman: at least in Col.5-7; Fig.1), said first principles simulation result being produced in a time frame shorter in time than the actual process being performed (Sonderman: Col.4 Lines 47-Col.5 Lines 10).

Further, Sonderman teaches using the simulation results obtained during the performance of the actual process (Sonderman: Fig. 1-3 Col.7 Lines 4-7; Col.3 Lines 56-63) as part of the data set that characterize the actual process being performed by the semiconductor-processing tool (Sonderman: at least in Col.4 Lines 48-64; Fig.1-8).

Sonderman does not teach first principle model including a set of computer encoded differential equations.

Jain teaches computer encoded differential equations using MPE engine, which can be applied to wafer processing (Jain: Abstract). Jain also teaches dedicated and wafer level implementation of MPE engine to provide enhanced performance (Jain: Pg. 372 Section V Dedicated MPE).

It would have been obvious to one (e.g. a designer) of ordinary skill in the art at the time the invention was made to apply the teachings of Jain to Sonderman to solve differential equation for the semiconductor processing tool. Sonderman teaches building various models, which work in real-time feedback control simulating actual semiconductor modeling process (Sonderman: Fig.1; Col.7 Lines 8-20), while Jain makes possible by providing model-solving capacity in real time when differential equations are present in the model (like thermal patterns in semiconductor wafer model) (Jain: Abstract).

Regarding Claim 2

Sonderman teaches directly inputting the process data relating to the actual process being performed by the semiconductor-processing tool from at least one of physical

sensor (e.g. Scatterometry data, overlay data, dimensional data) and a metrology tool physically mounted on the semiconductor-processing tool (Sonderman: at least in Col.4 Lines 31-48; Col.4-8; Fig.1, 7; Col.7 Lines 8-20).

Regarding Claims 3-5

Sonderman teaches indirectly inputting the process data relating to the actual process performed by the semiconductor-processing tool from one of the manual input devices and a database as manual fashion data retrieval and automatic data retrieval; inputting data recorded from the previous run; inputting the data set by a simulation operator (Sonderman: at least in Fig.1-3 Col.1; Col.4-7; Col.7 Lines 8-20; Col.7 Lines 8-20).

Regarding Claim 6

Sonderman teaches inputting data related to process performed by semiconductor processing tool as virtual sensor data (Sonderman: at least in Col.5-7; parameters).

Regarding Claims 7-10

Sonderman teaches inputting process data relating to at least one of the physical characteristics of the semiconductor-processing tool and semiconductor tool environment; inputting process data relating to at least one of the characteristics and a result of a process performed by the semiconductor processing tool; inputting a spatially resolved model (as modified models) of the geometry of the semiconductor processing tool; inputting fundamental equations necessary to perform first principle simulation for the desired simulation result that can form part of the data set that characterizes the process performed by the semiconductor processing tool

(Sonderman: at least in Col.7 Lines 8-20; Col.5 Lines 10-18; Col.6 Lines 48-63; Col.9 (equations); Col.5-9; Fig 1-3).

Regarding Claim 11

Sonderman teaches performing interaction concurrently between the simulation environment (first principle simulation) and the semiconductor-processing tool (Sonderman: Fig.2; Col.4 Lines 48-63).

Regarding Claim 12

Sonderman teaches performing first principle simulation to provide a simulation result that is a variation of parameter tested by the concurrent process performed by the semiconductor-processing tool (Sonderman: at least in Col.7 Lines 21-Col.8 Line 27).

Regarding Claim 13

Sonderman teaches performing first principle simulation to provide a simulation result relating to a different parameter than a parameter tested by the concurrent process performed by the semiconductor-processing tool (Sonderman: Col.5 Line 56 – Col.6 Line 34; changes to various parameters/characteristics of different model/inter-model dependency).

Regarding Claims 14

Sonderman also teaches performing first principle simulation not concurrently with the process performed; inputting data from at least one initial condition recorded from a previous process performed (Sonderman: at least in Col.5-8; Fig.3-4).

Regarding Claim 15

Sonderman teaches storing data set in a library (as updated model) for subsequent use processes performed by the semiconductor-processing tool (Sonderman: Fig.5 Col.7 Lines 21-55).

Regarding Claims 16-20

Sonderman teaches using a network of interconnected resources *inside the semiconductor manufacturing facility (Sonderman: Semiconductor tools on the factory floor – Col.9 Lines 60-65)* to perform *first principle simulation (Jain: Section III)* the process steps recited in claim 1; using code parallelization among interconnected computational resources to share the computational load of the first principle simulation; sharing simulation information among the interconnected resources to facilitate a process by the semiconductor-processing tool; sharing simulation results among the interconnected resources to reduce redundant execution of substantially similar first principle simulation by different resources; sharing information comprising model changes among the interconnected resources to reduce the redundant refinements of first simulation by different resources (Sonderman: Fig. 1-3, computer code software is described in Col.9 Lines 58 onward; Col.5-8).

Regarding Claims 21-22

Sonderman teaches remote access to computational and storage resources (Sonderman: Col.9 Line 58-Col.10 Line 31) where in wide area network is art inherent. Change in dependency from claim 18 to claim 1 of claim 21 is noted.

Regarding Claim 23 (Updated 2/12/08)

System claim 23 discloses substantially similar limitations as method claim 1 and is rejected for the same reasons as claim 1.

Regarding Claim 24

System claim 24 discloses substantially similar limitations as method claim 2 and is rejected for the same reasons as claim 2.

Regarding Claims 25-27

System claims 25-27 disclose substantially similar limitations as method claims 3-5 and are rejected for the same reasons as claims 3-5.

Regarding Claim 28

System claim 28 discloses substantially similar limitations as method claim 6 and is rejected for the same reasons as claim 6.

Regarding Claims 29-32

System claims 29-32 disclose substantially similar limitations as method claims 7-10 and are rejected for the same reasons as claims 7-10.

Regarding Claim 33

System claim 33 discloses substantially similar limitations as method claim 11 and is rejected for the same reasons as claim 11.

Regarding Claim 34

System claim 34 discloses substantially similar limitations as method claim 12 and is rejected for the same reasons as claim 12.

Regarding Claim 35

System claim 35 discloses substantially similar limitations as method claim 13 and is rejected for the same reasons as claim 13.

Regarding Claim 36

System claim 36 discloses substantially similar limitations as method claim 14 and is rejected for the same reasons as claim 14.

Regarding Claim 37

System claim 37 discloses substantially similar limitations as method claim 15 and is rejected for the same reasons as claim 15.

Regarding Claims 38-42

System claims 38-42 disclose substantially similar limitations as method claims 16-20 and are rejected for the same reasons as claims 16-20. Also change in dependency from claim 38 to 23 is noted for claim 43.

Regarding Claims 43-44

System claims 43-44 disclose substantially similar limitations as method claims 21-22 and are rejected for the same reasons as claims 21-22.

Regarding Claim 45 (Updated 2/12/08)

System claim 45 discloses substantially similar limitations as method claim 1 and is rejected for the same reasons as claim 1.

Regarding Claim 46

System claim 46 discloses substantially similar limitations as method claim 17 and is rejected for the same reasons as claim 17.

Regarding Claim 47

System claim 47 discloses substantially similar limitations as method claim 18 and is rejected for the same reasons as claim 18.

Regarding Claim 48 (Updated 2/12/08)

System claim 48 discloses substantially similar limitations as method claim 1 and is rejected for the same reasons as claim 1.

Regarding Claims 49-51

Jain teaches use of Navier Stokes and other known simulation solutions for solving various simulation problems as initial condition (Jain: Pg. 367-368 Section "Governing Rationale" Sub-Section A. Governing Equations). Sonderman also teaches initializing the models with input data (Sonderman: Col.7 Lines 8-20).

--- This page left blank after this line. ---

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

— This page left blank after this line. —

Communication

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Akash Saxena whose telephone number is (571) 272-8351. The examiner can normally be reached on 9:30 - 6:00 PM M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamini S. Shah can be reached on (571)272-2279. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Application/Control Number:
10/673,501
Art Unit: 2128

Page 25

/Akash Saxena/

Examiner, Art Unit 2128

/Hugh Jones/

Primary Examiner, Art Unit 2128